VHDL for FPGA Design/D Flip Flop

From Wikibooks, open books for an open world
Jump to navigation Jump to search

Synchronous Positive Edge Triggered D Flip-Flop with Active-High Reset, Preset, and Clock Enable[edit | edit source]

library IEEE;

entity D_FF_VHDL is
      clk : in std_logic;

      rst : in std_logic;
      pre : in std_logic;
      ce  : in std_logic;
      d : in std_logic;

      q : out std_logic
end entity D_FF_VHDL;
architecture Behavioral of D_FF_VHDL is

   process (clk) is
      if rising_edge(clk) then  
         if (rst='1') then   
            q <= '0';
         elsif (pre='1') then
            q <= '1';
         elsif (ce='1') then
            if (d ='1') then
             q <= '1';
         elsif (d ='0') then 
             q<= '0';
            end if;
         end if;
      end if;
   end process;
end architecture Behavioral;

Simulation Results[edit | edit source]


Generated Symbol[edit | edit source]

 File:D FF SCH F.png