Programmable Logic/Cores and IP
From Wikibooks, open books for an open world
This page may need to be Programmable logic cores or IP are pre-designed logic blocks that implement a certain functionality. The can be blocks that are embedded in the FPGA fabric (Hard Cores) or predesigned and debugged blocks that are implemented using the FPGA fabric (Soft Cores).
[edit] Cores and IP
 |
A reader has identified this page or section as an undeveloped draft or outline. You can help to develop the work, or you can ask for assistance in the project room. |
