MIPS Assembly/MIPS Processors

From Wikibooks, open books for an open world
Jump to navigation Jump to search

This page is going to talk about some of the specific MIPS implementations, and MIPS relatives.

Most MIPS implementations use the classic 5 stage pipeline: instruction fetch, instruction decode/register fetch, execute, memory access, and register write back.

Further reading[edit]