File:5 Stage Pipeline.svg
Appearance
Size of this PNG preview of this SVG file: 300 × 190 pixels. Other resolutions: 320 × 203 pixels | 640 × 405 pixels | 1,024 × 649 pixels | 1,280 × 811 pixels | 2,560 × 1,621 pixels.
Original file (SVG file, nominally 300 × 190 pixels, file size: 33 KB)
File history
Click on a date/time to view the file as it appeared at that time.
Date/Time | Thumbnail | Dimensions | User | Comment | |
---|---|---|---|---|---|
current | 18:24, 22 January 2009 | 300 × 190 (33 KB) | Inductiveload | {{Information |Description={{en|1=A diagram showing the stage of execution reached by five consecutive instructions in a 5-stage microprocessor. At clock cycle 4, the 1st instruction is in the "memory access" phase, the second is in the "execute" phase, t |
File usage
The following 2 pages use this file:
Global file usage
The following other wikis use this file:
- Usage on et.wikipedia.org
- Usage on ja.wikipedia.org
- Usage on no.wikipedia.org
- Usage on zh.wikipedia.org