Search results

Jump to: navigation, search
  • flip-flops as latches and vice versa, but it is a helpful distinction to make for the sake of clarity. There are several different types of flip-flop
    6 KB (612 words) - 04:55, 25 August 2015
  • Flip-flops are non linear circuits, meaning the output from one of its gates is fed 'back' to be processed with the input signal. Because flip-flops operate
    9 KB (1,068 words) - 03:04, 12 August 2015
  • flip-flops as latches and vice versa, but it is a helpful distinction to make for the sake of clarity. There are several different types of flip-flop
    11 KB (1,307 words) - 22:46, 25 March 2015
  • VHDL for FPGA Design library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; entity JK_FF_VHDL is port( J,K: in std_logic;
    1 KB (130 words) - 14:23, 3 April 2016
  • Flip Flop is a Digital Circuit can be constructed from two NAND or NOR gates to form a circuit that has 2 stable states Set or RESET , 1 Unuse state and
    166 bytes (34 words) - 15:31, 23 June 2013
  • VHDL for FPGA Design library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity D_FF_VHDL is port ( clk : in std_logic; rst : in std_logic;
    964 bytes (96 words) - 05:46, 30 January 2010
  • Q = NOT of R + Q_ Q_ = NOT of S + Q Mạch điện trên có khả năng đổi trạng thái Set hay Reset và giử trạng thái 01 Set 10 Reset 00 Giử Q = NOT of R +
    319 bytes (64 words) - 21:47, 29 November 2011
  • TTL CMOS Integrated Circuits Transistors Basic gates Combination gates Flip Flops Counters Adders Decoders and Encoders Multiplexers RAM and ROM Registers
    5 KB (260 words) - 07:10, 10 March 2016
  • Flip Flop is a Digital Circuit can be constructed from two NAND or NOR gates to form a circuit that has 2 stable states Set or RESET , 1 Unused state
    1 KB (35 words) - 23:48, 26 March 2015
  • Flip-flops are non linear circuits, meaning the output from one of its gates is fed 'back' to be processed with the input signal. Because flip-flops operate
    14 KB (1,679 words) - 03:33, 16 August 2015
  • VHDL for FPGA Design library IEEE; use IEEE.STD_LOGIC_1164.ALL; entity t_trigger is port (T,Reset,CLK,CLK_enable: in std_logic; Q: out std_logic);
    964 bytes (104 words) - 08:56, 11 April 2016
  • Latches are very similar to flip-flops, but are not synchronous devices, and do not operate on clock edges as flip-flops do. An SR latch
    6 KB (794 words) - 16:18, 15 February 2016
  • Karnaugh Maps Multiplexers-Demultiplexers Encoders-Decoders Latches Flip-Flops Registers and Counters Finite State Machines Optimization Adders Subtractors
    4 KB (300 words) - 09:45, 14 October 2015
  • from its initial state—and current input. We accomplish this through flip-flops. Note, too, that the state only changes at discrete times; thus, we are
    3 KB (532 words) - 16:27, 28 September 2011
  • predict what state flip-flops will power up in. In theory, initialization should never be required again. In actual practice, the flip-flops could eventually
    4 KB (647 words) - 16:39, 16 January 2015
  • are groups of flip-flops, where each flip-flop is capable of storing one bit of information. An n-bit register is a group of n flip-flops. The basic function
    7 KB (1,250 words) - 12:16, 14 January 2016
  • The 4013 contains two independent D-type flip-flops with asynchronous set/reset inputs. Whenever the set or reset pins go high, the appropriate output
    1 KB (82 words) - 20:40, 3 May 2012
  • has 1 NAND gate, with 8 input pins, and 1 output pin. 7474 has 2 JK flip flops. Pin 4 is the 5V power pin; pin 11 is GND. When designing new digital
    4 KB (687 words) - 15:21, 17 February 2014
  • Introduction to Integrated Circuits Logic Boolean Algebra Boolean Identities Flip-flops Astables Binary Numbers BCD Adders Logic Families Diode Logic (DL)
    7 KB (80 words) - 14:57, 8 January 2016
  • digital counters. A T flip-flop can also be built using a JK flip-flop (J & K pins are connected together and act as T) or D flip-flop (T input and Qprev
    3 KB (632 words) - 16:16, 18 December 2011

View (previous 20  | next 20) (20 | 50 | 100 | 250 | 500)