VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter

From Wikibooks, open books for an open world
< VHDL for FPGA Design
Jump to: navigation, search

Asynchronous Counter[edit]

VHDL Code

State Diagram[edit]

Asynchronous Counter.png

Simulation Waveform[edit]

State counter final.png