VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter
From Wikibooks, the open-content textbooks collection
[edit] Asynchronous Counter
[State Diagram] [VHDL Code] [Simulation Waveform]
[State Diagram] [VHDL Code] [Simulation Waveform]