VHDL for FPGA Design/State-Machine Design Example Asynchronous Counter

From Wikibooks, open books for an open world
< VHDL for FPGA Design
Jump to: navigation, search
VHDL for FPGA Design

[edit] Asynchronous Counter

VHDL Code

[edit] State Diagram

Asynchronous Counter.png

[edit] Simulation Waveform

State counter final.png

Retrieved from "http://en.wikibooks.org/w/index.php?title=VHDL_for_FPGA_Design/State-Machine_Design_Example_Asynchronous_Counter&oldid=1690895"
Personal tools
Namespaces
Variants
Actions
Navigation
Community
Toolbox
Sister projects
Print/export