MIPS Assembly/MIPS Processors

From Wikibooks, the open-content textbooks collection

Jump to: navigation, search


This page is going to talk about some of the specific MIPS implementations, and MIPS relatives.

Most MIPS implementations use the classic 5 stage pipeline: instruction fetch, instruction decode/register fetch, execute, memory access, and register write back.

[edit] Further reading